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Abstract. A concurrent system is persistent if throughout its opera-
tion no activity which became enabled can subsequently be prevented
from being executed by any other activity. This is often a highly desir-
able (or even necessary) property; in particular, if the system is to be
implemented in hardware. Over the past 40 years, persistence has been
investigated and applied in practical implementations assuming that each
activity is a single atomic action which can be represented, for example,
by a single transition of a Petri net.
In this paper we investigate the behaviour of GALS (Globally Asyn-
chronous Locally Synchronous) systems in the context of VLSI circuits.
The specification of a system is given in the form of a Petri net. Our aim
is to re-design the system to optimise signal management, by grouping
together concurrent events. Looking at the concurrent reachability graph
of the given Petri net, we are interested in discovering events that appear
in ‘bundles’, so that they all can be executed in a single clock tick. The
best candidates for bundles are sets of events that appear and re-appear
over and over again in the same configurations, forming ‘persistent’ sets
of events. Persistence was considered so far only in the context of se-
quential semantics. In this paper, we move to the realm of step based
execution and consider not only steps which are persistent and cannot be
disabled by other steps, but also steps which are nonviolent and cannot
disable other steps. We then introduce a formal definition of a bundle
and propose an algorithm to prune the behaviour of a system, so that
only bundled steps remain. The pruned reachability graph represents the
behaviour of a re-engineered system, which in turn can be implemented
in a new Petri net using the standard techniques of net synthesis. The
proposed algorithm prunes reachability graphs of persistent and safe nets
leaving bundles that represent maximally concurrent steps.
Keywords: asynchronous and synchronous circuit, GALS system, per-
sistence, nonviolence, step transition system, step semantics, Petri net
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1 Introduction
A concurrent system is persistent [2–4, 15] if throughout its operation no activity
which became enabled can subsequently be prevented from being executed by
any other activity. This is often a highly desirable (or even necessary) property;
in particular, if the system is to be implemented in hardware [7, 8, 21]. Over
the past 40 years, persistence has been investigated and applied in practical
implementations assuming that each activity is a single atomic action which
can be represented, for example, by a single transition of a Petri net (used as a
formal model of a concurrent system). In other words, persistence was considered
assuming the sequential execution semantics of concurrent systems.
Traditional circuit design styles have been following one of the two main
strands, namely synchronous and asynchronous. In a nutshell, these two ap-
proaches differ in their techniques of synchronising interaction between circuit
elements. Asynchronous designs adopt ‘on request’ synchronisation where inter-
action is regulated by means of handshake control signals. They are designed to
be adaptive to delays of signal propagation. Synchronous designs, on the other
hand, assume worst case delay of the critical path and determine a global peri-
odic control signal for synchronisation called the clock. The clock signal limits the
many sequencing options considered in asynchronous control. Thus synchronous
circuits are adopted to be a proper subset of asynchronous circuits [6].
Asynchronous logic was the dominant design style with most early comput-
ers. In particular, David Muller’s speed-independent circuits, dating back to the
late 1950s, have served many interesting applications such as the ILLIAC I and
ILLIAC II computers [17]. However, since 1960, an era when fabrication of in-
tegrated circuits (ICs) became a feasible business, synchronous design became
the mainstream technique as it met the market needs with its shorter design
cycle. Today, majority of designs are synchronous, well etched in the heart of
semiconductor industry together with superior CAD tools and EDA flows.
non−monotonic
Volts
time
pulse
a
b
c
a
b
c
Fig. 1. Hazardous switching of an AND gate.
One of the main issues with the complexity of asynchronous circuits was
the handling of hazards. Hazards are manifestations of undesirable switching
Persistent and Nonviolent Steps and the Design of GALS Systems 3
activity called glitches. In the asynchronous style of synchronisation, the output
of each circuit element is potentially sensitive to its inputs. This can give rise
to non-monotonic pulses (or glitches) when transitioning between output states,
as illustrated in the waveform of Figure 1 taking the case of an AND gate. Due
to tight timing between the rising edge of input a and falling edge of input b,
the output c produces a non-monotonic pulse before stabilising to a low. This
behaviour is hazardous as it is uncertain how the fanout of the AND gate will
interpret the glitch; the output c temporary switching to logical 1 or staying at
logical 0 all the time.
As shown, for instance, in paper [21], the phenomenon described in the
above example can be conveniently interpreted in terms of formal models such
as Keller’s named transition systems [13] or Petri nets [6]. In particular, what we
see in this circuit is the effect where a signal that is enabled (rising edge of c) in
a certain state of the circuit may become disabled without being executed after
the occurrence of another signal (falling edge of b). Such an effect corresponds
to the violation of persistence property at the level of signal transitions if the
latter are used to label the corresponding named transition system. Furthermore,
when such a circuit is modelled by a labelled Petri net following the technique
of [21], the Petri net would also be classified as a non-persistent one. Thus, it was
shown in [21] that the modelling and analysis of an asynchronous circuit with
respect to hazard-freedom is effectively reduced to the analysis of persistence of
its corresponding Petri net model.
Synchronous circuits, on the other hand, do not require persistence satis-
faction as they are intrinsically immune to hazardous behaviour. The principle
reason being that the clock, set at worst-case latency period, filters out un-
desirable circuit switching. This greatly simplifies circuit design compared to
asynchronous methods wherein the same circuit had to be analysed for persis-
tence and redesigned to ensure glitch-free operation. Clocked circuits are thus
preferred over asynchronous circuits for designing functionally correct (hazard-
immune) ICs efficiently. However with chip sizes scaling to deep sub-micron level,
semiconductors are experiencing severe variability and it is becoming extremely
complicated to design chips in the synchronous fashion. This is because design-
ing for variability requires longer safety margins which in turn reduces the clock
frequency and degrades circuit performance. To cope with these challenges, asyn-
chronous design methodologies have re-emerged owing to their inherent adap-
tiveness [9]. However, they still suffer significant challenges such as complicated
design flow, high overhead costs from control and, lack of CAD support tools and
legacy design reuse. Therefore attempts are being made to find a compromise.
An on-trend intermediate solution is mixed synchronous-asynchronous de-
sign, chiefly acting in the form of Globally Asynchronous Locally Synchronous
(GALS) methodology; its benefits well known in literature [11, 12, 19]. GALS
system design, introduced in [5], can exploit the advantages of asynchrony and
at the same time maximally reuse the products of synchronous design flow. This
design technique divides a digital system into synchronous islands which commu-
nicate asynchronously by handshake mechanism. Each island has its own local
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clock which can be activated on demand by means of a handshake control signal.
Such systems comprise a mixed temporal behaviour. Asynchronous handshakes
handle interaction between components where adaptability can significantly im-
prove performance, while clocking is applied to components where worst case
performance is tolerable. However, it is worth noting that modelling GALS sys-
tems would involve detection of potential hazardous states due to presence of
asynchronous components, making their design and verification a significant re-
search challenge.
A
Y
X Y
Y X
A B
B AX
B
(a)
{A,B}
{X,Y }
(b)
A B
B A
{X, Y }
(c)
Fig. 2. Temporal representations of systems having concurrent, parallel and mixed
concurrent-parallel behaviours: (a) interleaving model for asynchronous behaviour; (b)
step model for synchronous behaviour; and (c) mixed model for GALS behaviour.
Being a recent trend, there is a lack of formal models that describe cor-
rectness of GALS designs. The complexity in modelling them begins with the
investigation of persistence. It should be noted that the standard notion of per-
sistence has been defined at the level of single actions, which is also known as
interleaving semantics of concurrency. This notion has been adequate for repre-
senting the correctness of the behaviour of circuits that are fully asynchronous.
In asynchronous circuits, there is concurrency between independent actions and
sequential order between causally related actions. This notion is well represented
by Keller’s named transition systems [13]. Figure 2(a) depicts such a model cap-
turing the asynchronous behaviour of a system with four events: A, B, X and
Y . Now, in synchronous circuits, the clock signal would trigger a single action or
several actions. These circuits exhibit parallelism between actions in the same
clock cycle and sequential order between groups of actions in adjacent clock cy-
cles. To represent this group execution of actions, we will use steps, and therefore
we need step transition systems to represent such a behaviour. A step represents
a single action or a group of actions that are triggered simultaneously from a
particular state by the clock signal. Figure 2(b) shows such a transition system
model capturing the temporal behaviour of a synchronous system with the help
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of steps. For the case of GALS, there is a mixture of synchrony and asynchrony
and hence both concurrent and parallel behaviour have to be represented. Fig-
ure 2(c) illustrates the mixed temporal behaviour seen in such systems. In all
three cases, step transition systems provide a suitable behavioral model, as a
single transition can be treated as a singleton step.
Synchronous and asynchronous systems have distinct techniques to guar-
antee functionally correct behaviour. However, for GALS systems, it is not so
straightforward as correctness should be accounted from both angles. We would
like to find an adequate representation of the correct behaviour of GALS sys-
tems. Here, it would be natural to define such a behaviour in analogous way as it
was done for asynchronous circuits, i.e., with the use of the notion of persistence.
However, when modelling GALS systems we have to consider complex actions,
namely steps, and corresponding transition systems. This paper is hence centred
around extending the notion of persistence to steps.
The main motivation for studying persistent steps in this paper is as fol-
lows. Digital system design based on formal models is normally associated with
two main tasks: one is the verification of a system’s behavioural specification or
checking the model of the system implementation, while the other is the synthesis
of the circuit implementation from its specification. In the context of verification
we would like, for example, to check if the Petri net model of a GALS system
satisfies the requirement of hazard-freedom under a particular form of synchro-
nisation of actions (in steps). In the context of synthesis, we would like to find
the optimal partitioning of actions into synchronous steps so that the complex-
ity of control of these steps is minimised. For example, the intuitive complexity
of handling synchronisations safely in the three scenarios of Figure 2 varies be-
tween them, from the most intricate in the fully asynchronous one (case (a)) to
the simplest in fully synchronous one of (case (b)), placing the GALS version
in the middle (case (c)). With this varying complexity, one can design systems
that may exhibit hazards if they are treated as fully asynchronous, but when
actions are synchronised into steps the system would behave safely. Amongst
the methods for synchronising actions into steps, we can consider those that
are based on the insertion of additional control circuits to physically ‘bundle’
actions together, or based on ensuring the appropriate ‘bundling’ constraints
based on timing, or delays. Traditional globally clocked systems, self-timed sys-
tems working under fundamental mode assumptions, and asynchronous systems
with relative timing [6] are all of the latter category.
It is this idea of bundling those steps of actions that are ‘hazard-free’ or
persistent that motivated our notion of bundles, introduced in this paper. In
terms of nets and corresponding transition systems, bundles are informally sets of
transitions that can be executed synchronously and therefore be treated as some
kind of ‘atomic actions’, giving rise to new ‘bigger’ transitions. Section 5 provides
a more formal treatment for bundles and shows a constructive procedure for
deriving them by pruning reachability graphs or transitions systems, depending
on whether we are solving the verification or synthesis problem. For example, in
the process of synthesis of the control policy for a GALS system, such a ‘pruned’
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transition system would represent the desired behaviour, which then we would
like to implement in a form of a Petri net.
The paper is organised as follows. Section 2 recalls the basic definitions and
notations concerning step transition systems and pt-nets. Section 3 introduces
various types of persistent and nonviolent steps of transitions in pt-nets and
Section 4 discusses their basic properties. Section 5 presents the main application
result of the paper, an algorithm that prunes the concurrent reachability graph of
a net, which serves as an initial system specification, to obtain a representation of
a desired ‘GALS’ behavior. Finally, Section 6 contains conclusions and presents
directions for future work.
2 Preliminaries
In this section we recall definitions and notations concerned with step transition
systems and step semantics of Petri nets used throughout the paper.
Let T be a finite set of net transitions representing actions of a concurrent
system. A set of transitions is called a step, and we use α, β, γ, . . . to range over
all steps P(T ). Sometimes we identify a step α with its characteristic function
α : T → {0, 1}, and then write α =
∑
t∈T α(t) · t. The size |α| of α is defined as
the number of its elements.
Definition 1 (step transition system). A step transition system (or st-
system) over a set of net transitions T is a triple S = (Q,A, q0) consisting of
a set of states Q, including the initial state q0 ∈ Q, and a set of labelled arcs
A ⊆ Q× P(T )×Q. It is assumed that:
– the transition relation is deterministic, i.e., if (q, α, q′) ∈ A and (q, α, q′′) ∈ A
then q′ = q′′;
– each state is reachable, i.e., if q ∈ Q then there are steps α1, . . . , αn (n ≥ 0)
and states q1, . . . , qn = q such that (qi−1, αi, qi) ∈ A for 1 ≤ i ≤ n. 
For an st-system S as above, we introduce the following notations:
– q
α
−→ q′ and q
α
−→ whenever (q, α, q′) ∈ A;
– EnS(q) = {α | q
α
−→} ⊆ P(T ) is the set of all steps enabled at a state q;
– EnS =
⋃
q∈Q EnS(q) ⊆ P(T ) is the set of all the enabled steps of S;
– readyS(q) =
⋃
EnS(q) ⊆ T is the set of all transitions ready to be executed
at a state q, i.e., those belonging to steps enabled at q.
Definition 2 (place/transition net). A place/transition net (or pt-net) is
a tuple N = (P, T,W,M0), where P and T are finite disjoint sets of respectively
places and transitions, W : (P × T ) ∪ (T × P ) → N is an arc weight function,
and M0 : P → N is an initial marking (in general, any mapping M : P → N is
a marking). 
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(a)
i1 i2
o1 o2 {o1 , o2}
{o1} {o2}
{o2} {o1}
{i1 , i2}
{i1} {i2}
{i2} {i1}{o1}
{i2}
{o1 , i2}
(b)
Fig. 3. A pt-net N (a); and its concurrent reachability graph CRG(N ) (b). Note that
arcs (in fact, self-loops) labelled by the empty step are not shown.
We use the standard conventions concerning the graphical representation of pt-
nets, as shown in Figure 3(a). For every element x ∈ P ∪ T , we use
•x = {y |W (y, x) > 0} and x• = {y |W (x, y) > 0}
to denote the pre-set and post-set of x, respectively. If x ∈ T , then any p ∈ •x
is a pre-place of x, and any p ∈ x• is a post-place. The dot-notation extends in
the usual way to a set X ⊆ P ∪ T :
•X =
⋃
x∈X
•x and X• =
⋃
x∈X
x• .
Moreover, for every place p ∈ P and step α ∈ P(T ), we denote:
W (p, α) =
∑
t∈T
α(t) ·W (p, t) and W (α, p) =
∑
t∈T
α(t) ·W (t, p) .
In other words, W (p, α) gives the number of tokens that the execution of α
removes from p, and W (α, p) is the total number of tokens inserted into p after
the execution of α.
Definition 3 (place/transition net behaviour). Let M be a marking of N .
A step α ∈ P(T ) is enabled and may be executed at M if, for every p ∈ P :
M(p) ≥W (p, α) . (1)
We denote this by M [α〉. Executing such a step leads to the marking M ′, for
every p ∈ P defined by:
M ′(p) = M(p)−W (p, α) +W (α, p) . (2)
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We denote this by M [α〉M ′. Moreover, that for a singleton step α = {t}, we
write M [t〉 and M [t〉M ′ rather than M [{t}〉 and M [{t}〉M ′. 
The concurrent reachability graph of N is the st-system
CRG(N ) = ([M0〉, A,M0)
over T where:
[M0〉 = {Mn | ∃α1, . . . , αn,M1, . . . ,Mn−1 ∀1 ≤ i ≤ n : Mi−1[αi〉Mi} (3)
is the set of reachable markings and (M,α,M ′) ∈ A iff M [α〉M ′. Furthermore,
we call α1 . . . αn, as in the formula (3), a step sequence and writeM0[α1 . . . αn〉Mn.
Figure 3(b) shows the concurrent reachability graph of the pt-net in Figure 3(a).
Remark 1. Note that for any Petri net N , CRG(N ) is an st-system, but we
have different requirements for steps enabled in CRG(N ) and in an arbitrary
st-system. This is intentional distinction. In Section 5, we define sub-st-systems,
and a sub-st-system of a CRG might not be a CRG of a Petri net.
Definition 4 (sequential and concurrent conflict). Two distinct transi-
tions, t and t′, of N are in:
– sequential conflict at a marking M whenever M [t〉 and M [t′〉, but M [tt′〉
does not hold;
– concurrent conflict at a marking M whenever M [t〉 and M [t′〉, but M [{t, t′}〉
does not hold. 
Note that sequential conflict implies concurrent conflict, but reverse impli-
cation does not hold; e.g., transitions t1 and t2 in Figure 4 are in concurrent
conflict but not in a sequential one.
(a)
t1 t2
M0
{t1} {t2}
(b)
Fig. 4. A safe persistent pt-net N (a); and its concurrent reachability graph
CRG(N ) (b).
Definition 5 (safe net). N is safe if, for all reachable markings M ∈ [M0〉
and places p ∈ P , M(p) ≤ 1. 
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Note that reachable markings of safe nets can be treated as sets of places.
Moreover, being a safe pt-net does not depend on the chosen semantics, i.e.,
the sequential semantics where only singleton steps are executed, or the full step
semantics.
A step α of a pt-net N is:
– active if there is a reachable marking of N enabling it;
– positive if W (α, p) ≥W (p, α), for every p ∈ P ;
– disconnected if (•t ∪ t•) ∩ (•t′ ∪ t′•) = ∅, for all distinct t, t′ ∈ α;
– lying on self-loops if W (p, t) = W (t, p), for all t ∈ α and p ∈ P .
Clearly, the empty step is lying on self-loops, and if α is lying on self-loops then
it is also positive.
Fact 1 (marking monotonicity) If M [α〉 and M ′(p) ≥ M(p), for all p ∈ P ,
then M ′[α〉. 
Fact 2 (step monotonicity) If M [α〉 and β ⊆ α, then M [β(α \ β)〉. 
Fact 3 (disconnectedness) A step α is enabled at a reachable marking M of
a safe pt-net iff α is disconnected and consists of transitions enabled at M . 
Remark 2. Three above facts are very intuitive and look trivial. However, they
have a crucial importance in the discussion on persistence and nonviolence.
3 Step persistence in nets
Muller’s speed independence theory provided a unique method for guarantee-
ing hazard-freeness of asynchronous circuits [16]. The semimodularity condition
in this work required that an excitation of a circuit element must not be with-
drawn before being absorbed by the system [20]. This condition was identified by
Keller in [13] to be the same as the property of persistence4 in a transition sys-
tem model for asynchronous parallel computation. Thus satisfying the property
of persistence became one of the key requirements when designing hazard-free
asynchronous circuits.
Later, the idea of persistence was investigated in many papers, for example,
in [1–4, 7, 8, 15, 21]. However, with the exception of [7, 8], it was only considered in
the context of sequential executions of systems, and defined for single transitions
(rather than steps).
In the rest of this section, N = (P, T,W,M0) is an arbitrary pt-net.
Definition 6 (persistent net, [15]). N is persistent if, for all distinct tran-
sitions t, t′ ∈ T and any reachable marking M ∈ [M0〉, M [t〉 and M [t′〉 imply
M [tt′〉. 
4 [13] was the first work to consider persistence in the context of Petri nets.
10 Persistent and Nonviolent Steps and the Design of GALS Systems
We can re-write the net-oriented definition of persistence from the position of
a single transition. Interestingly, such an attempt leads to two possible formali-
sations. In the first one, executing a nonviolent transition does not disable any
other enabled transition, and in the second one, a persistent transition cannot
be disabled by executing any other transition.
Definition 7 (nonviolent/persistent transition). Let t be a transition en-
abled at a marking M of N . Then t is locally:
– nonviolent at M if, for every transition t′ enabled at M , t′ 6= t =⇒ M [tt′〉.
– persistent at M if, for every transition t′ enabled at M , t′ 6= t =⇒ M [t′t〉.
Moreover, an active transition t is globally nonviolent (or globally persistent) in
N if it is locally nonviolent (resp. locally persistent) at every reachable marking
of N at which it is enabled. 
The above net-oriented and transition-oriented definitions are closely related
as, due to the symmetric roles played by t and t′ in Definition 7, we immediately
obtain the following.
Proposition 1. The following are equivalent:
– N is persistent;
– N contains only globally nonviolent transitions;
– N contains only globally persistent transitions.
We now introduce the central definitions of this paper, in which we lift the
notions of persistence and nonviolence from the level of individual transitions to
the level of steps.
Definition 8 (nonviolent step in a net). Let α be a step enabled at a marking
M of N . Then:
– α is locally a-nonviolent at markingM (or la-nonviolent) if, for every step
β enabled at M ,
β 6= α =⇒ M [α(β \ α)〉.
– α is locally b-nonviolent at marking M (or lb-nonviolent) if, for every step
β enabled at M ,
β ∩ α = ∅ =⇒ M [αβ〉.
– α is locally c-nonviolent at marking M (or lc-nonviolent) if, for every step
β enabled at M ,
β 6= α =⇒ M [αβ〉.
Moreover, an active step α is globally a/b/c-nonviolent (or ga/gb/gc-non-
violent) in N if it is respectively la/lb/lc-nonviolent at every reachable mark-
ing of N at which it is enabled. 
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Each of the three types of step nonviolence is a conservative extension of the
transition nonviolence introduced in Definition 7. Intuitively, type-a nonviolence
requires that only the unexecuted part of a delayed step is kept enabled, and
so it is ‘protected’ by α. Type-b and type-c nonviolence, however, insist on
maintaining the enabledness of whole delayed steps.
Definition 9 (persistent step in a net). Let α be a step enabled at a marking
M of N . Then:
– α is locally a-persistent at marking M (or la-persistent) if, for every step
β enabled at M ,
β 6= α =⇒ M [β(α \ β)〉.
– α is locally b-persistent at marking M (or lb-persistent) if, for every step
β enabled at M ,
β ∩ α = ∅ =⇒ M [βα〉.
– α is locally c-persistent at marking M (or lc-persistent) if, for every step
β enabled at M ,
β 6= α =⇒ M [βα〉.
Moreover, an active step α is globally a/b/c-persistent (or ga/gb/gc-persis-
tent) in N if it is respectively la/lb/lc-persistent at every reachable marking
of N at which it is enabled.
Again, each of the three types of step persistence is a conservative extension
of transition persistence of Definition 7. Type-a persistence requires that only
the unexecuted part of a delayed step is kept enabled, and in this case a per-
sistent step can fail to fully ‘survive’. Type-b and type-c persistence, however,
insist on preserving the enabledness of whole steps. In type-b of nonviolence
and persistence, two steps are considered distinct if they are disjoint, whereas
in the other two cases it is enough that they are different, and so they can have
a nonempty intersection. The empty step is trivially nonviolent and persistent
according to all the nonviolence and persistence types in Definitions 8 and 9.
Since, as proven later, type-a and type-b nonviolence (as well as persis-
tence) are equivalent, in the examples we discuss only the type-a and
type-c variants of nonviolence and persistence.
Moving from sequential to step semantics changes the perception of persis-
tence in pt-nets introduced by the standard Definition 6. In particular, in the
sequential semantics, by Proposition 1, all transitions in a persistent net are
both globally nonviolent and globally persistent. In the step semantics the situ-
ation is different. Consider, for example, the pt-net in Figure 5. It is persistent,
and all of its active steps are both ga-persistent and ga-nonviolent. However, its
nonempty steps fail to be lc-persistent or lc-nonviolent at some of the markings
that enable them. More precisely, {t}, {t′} and {t, t′} are neither lc-persistent
nor lc-nonviolent atM0, while {t′′}, {t′′′} and {t′′, t′′′} are neither lc-persistent
nor lc-nonviolent at M1 = {p5, p6, p7, p8}. This should not come as a surprise,
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p1
p2
p3
p4
p5
p6
p7
p8
t
t
′
t
′′
t
′′′
M2
M3
M4
M5
M0 M1
{t ′}{t}
{t}{t ′}
{t ′′}{t ′′′}
{t ′′′}{t ′′}
{t , t ′}
{t ′′, t ′′′}
Fig. 5. A safe persistent pt-net and its concurrent reachability graph.
as type-c persistence and nonviolence are demanding properties. Type-a persis-
tence and nonviolence, on the other hand, are close in spirit to their sequential
counterparts.
A duality of nonviolence and persistence is illustrated in Figure 6, where:
– {t} is both ga-nonviolent and gc-nonviolent, but neither la-persistent nor
lc-persistent at M0,
– {t′} is both ga-persistent and gc-persistent, but neither la-nonviolent nor
lc-nonviolent at M0.
A step can be both nonviolent and persistent. For example, if we merge the
two places in Figure 6, then {t} and {t′} become ga/gc-nonviolent/persistent.
p1 p2
t t
′
M0
M1
{t ′}
{t}
Fig. 6. A safe pt-net illustrating the duality of persistence and nonviolence.
Persistent and Nonviolent Steps and the Design of GALS Systems 13
4 Relating Persistent and Nonviolent Steps
In this section, we investigate the expressiveness of different notions of persis-
tence and nonviolence defined for steps, assuming first that N = (P, T,W,M0)
is a general pt-net.
Proposition 2. Let α be a step enabled at a reachable marking M of N .
1. If α is ga/gb/gc-nonviolent in N , then α is la/lb/lc-nonviolent at M .
2. If α is ga/gb/gc-persistent in N , then α is la/lb/lc-persistent at M .
Proof. Follows directly from Definitions 8 and 9. ⊓⊔
We then obtain a number of inclusions between different types of persistent
and nonviolent steps.
Proposition 3. Let α be an active step and M be a marking of N . Then:
1. α is la-nonviolent at M iff α is lb-nonviolent at M .
2. α is la-persistent at M iff α is lb-persistent at M .
Proof. Assume that α is enabled at M , and β is another step enabled at M .
(1) Suppose that α is la-nonviolent at M and β ∩ α = ∅. Then M [α(β \ α)〉
and β \ α = β. Hence M [αβ〉, and so α is lb-nonviolent at M .
Conversely, suppose α is lb-nonviolent at M and β 6= α. Then M [α(β \ α)〉 as
(β \ α) ∩ α = ∅ and M [β \ α〉 (cf. Fact 2). Hence, α is la-nonviolent at M .
(2) Suppose that α is la-persistent at M and β∩α = ∅. Then M [β(α \ β)〉 and
α \ β = α. Hence M [βα〉, and so α is lb-persistent at M .
Conversely, suppose that α is lb-persistent at M and β 6= α. Then M [(β \ α)α〉
as (β \ α) ∩ α = ∅ and M [β \ α〉 (cf. Fact 2). Hence M [(β \ α)(α ∩ β)(α \ β)〉
(cf. Fact 2). Thus, by M [β〉, M [β(α \ β)〉. Hence α is la-persistent at M . ⊓⊔
Corollary 1. Let α be an active step of N . Then:
1. α is ga-nonviolent in N iff α is gb-nonviolent in N .
2. α is ga-persistent in N iff α is gb-persistent in N .
Proposition 4. Let α be an active step and M a marking of N . Then:
1. If α is lc-nonviolent at M , then α is la-nonviolent at M .
2. If α is lc-persistent at M , then α is la-persistent at M .
Proof. Since enabledness of steps is monotonic in pt-nets (cf. Fact 2), the two
implications follow directly from Definitions 8 and 9, where the statements for
lc-persistence and lc-nonviolence have stronger consequents. ⊓⊔
Corollary 2. Let α be an active step of a N . Then:
1. If α is gc-nonviolent in N , then α is ga-nonviolent in N .
2. If α is gc-persistent in N , then α is ga-persistent in N .
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p1 p2 p3
p4
t
′ t t
′′
t
′′′
M0
M1
M3
M2
M4
{t ′}
{t ′′′}
{t}
{t}, {t , t ′′}
{t′′}
{t′′}
Fig. 7. A safe pt-net and its concurrent reachability graph.
We now make a series of statements and observations concerning the general
pt-net model.
– The implications in Proposition 4 cannot be reversed. A counterexample is
provided in Figure 7, where {t} is both la-nonviolent and la-persistent at
M3 = {p2, p3}. However, it is neither lc-nonviolent nor lc-persistent atM3.
The example in Figure 7 can as well be an illustration for Proposition 2
(type-a) showing the case of an la-nonviolent and an la-persistent step {t}
(at M3), which is neither ga-nonviolent nor ga-persistent (because of M0).
– The implications in Corollary 2 cannot be reversed. A counterexample is
again provided in Figure 7, where {t, t′′} is both ga-nonviolent and ga-per-
sistent, but it is neither gc-nonviolent nor gc-persistent. As this step is only
enabled at marking M3, it fails to be lc-nonviolent or lc-persistent as well.
Moreover, in Figure 7, {t′′′} is a step that is type-a and type-c globally
nonviolent and persistent, because it is only enabled at one marking, M1,
and no other nonempty step is enabled at M1.
– The top pt-net in Figure 8 shows that a step {t} may be ga-persistent,
but only lc-persistent (at M4). Step {t} is not gc-persistent, because it is
not lc-persistent at M2. The same example can be used when considering
nonviolence.
– The middle pt-net in Figure 8 shows an example of a step, {t}, that is lc-
nonviolent and lc-persistent atM0 (hence also la-nonviolent and la-persis-
tent at M0), but it is neither ga-nonviolent nor ga-persistent (consequently
neither gc-nonviolent nor gc-persistent).
– There may be steps in pt-nets that fail to satisfy all the types of persis-
tence and nonviolence; for example, {t, t′′} and {t′} in the bottom pt-net of
Figure 8.
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p1 p2
p3 p4 p5
t
′ tt
′′
M0
M1
M2
M3 M4
M5
{t ′}
{t ′′}
{t} {t ′}
{t}{t ′}
{t , t ′}
p1
p2 p3 p4
t t
′
t
′′
M1
M3 M4
M0
M2
{t}
{t ′}
{t ′′}{t}
p1 p2
p3 p4 p5
t t
′
t
′′
M0
M1M2
M3
M4
{t ′}{t}{t ′′}
{t , t ′′}
{t ′′}{t}
Fig. 8. Three safe pt-nets and their concurrent reachability graphs.
– There are pt-nets where all steps are neither persistent nor nonviolent what-
ever type (a or c) we choose. For example, take the bottom pt-net in Figure 8
and delete p2, p5 and t
′′ with all adjacent arcs. Then, the only nonempty
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steps in the concurrent reachability graph are {t} and {t′}, and they prevent
each other from being persistent. As a result, they also fail to be nonviolent.
4.1 Global persistence and nonviolence in safe PT-nets
In this section, we focus our attention on safe pt-nets, and assume throughout
that N = (P, T,W,M0) is such a net.
It turns out that all non-singleton steps in N , which are gc-persistent or
gc-nonviolent, are built out of transitions lying on self-loops. To show this, we
first prove an auxiliary result.
Proposition 5. Let α be a gc-persistent or gc-nonviolent step enabled at a
reachable marking M of N . Then •(α ∩ β) = (α ∩ β)•, for every step β 6= α
enabled at M .
Proof. We may assume that α ∩ β 6= ∅ as for α ∩ β = ∅ the result holds by
•(α ∩ β) = ∅ = (α ∩ β)•.
Assume that α is gc-persistent (or respectively gc-nonviolent) and consider
two cases.
Note that by Fact 3 steps α, β and α ∩ β are disconnected.
Case 1: p ∈ •(α ∩ β), for some step β 6= α enabled at M . Clearly, M(p) = 1 and
there exists t′ ∈ (α ∩ β) such that p ∈ •t′.
If α is gc-persistent, there is a marking M ′ such that M [β〉M ′[α〉. As M ′[α〉
and p ∈ •(α ∩ β), we have M ′(p) = 1. Furthermore, M ′(p) =M(p)−W (p, β) +
W (β, p). On the other hand, if α is gc-nonviolent, there is a marking M ′ such
that M [α〉M ′[β〉. As M ′[β〉 and p ∈ •(α ∩ β), we have M ′(p) = 1. Furthermore,
M ′(p) = M(p)−W (p, α) +W (α, p).
And so, in both cases, by disconnectness of α and β, and the fact thatM(p) =
M ′(p) = 1 we get W (t′, p) = W (p, t′) = 1. Moreover, for any t′′ ∈ (α ∪ β) such
that t′′ 6= t′ we get W (t′′, p) = W (p, t′′) = 0. Therefore W (p, t) = W (t, p) for
each t ∈ (α ∪ β). Hence p ∈ (α ∩ β)•, and so •(α ∩ β) ⊆ (α ∩ β)•.
Case 2: p ∈ (α∩β)• \•(α∩β). Then, byM [α ∩ β〉 and the safeness of N ,M(p) =
0. Hence, by M [α〉 and M [β〉, we must have p /∈ •α ∪ •β. Consequently, since
there is M ′′ such that M [βα〉M ′′ in case of gc-persistence of α and M [αβ〉M ′′
in case of gc-nonviolence of α, we obtain M ′′(p) ≥ 2, a contradiction with N
being safe. Thus (α ∩ β)• \ •(α ∩ β) = ∅.
Hence •(α ∩ β) = (α ∩ β)• and the result holds. ⊓⊔
Theorem 1. Let α be a non-singleton active step of a safe pt-net N . If α is
gc-persistent or gc-nonviolent, then it is lying on self-loops.
Proof. If α = ∅ the result holds. Let |α| ≥ 2. Suppose that t ∈ α and M be
a reachable marking enabling α. Since {t} 6= α and M [t〉 for any marking M
such that M [α〉, we have, from Proposition 5, •(α ∩ {t}) = (α ∩ {t})•. Hence
•t = t•. ⊓⊔
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We now want to relate the persistence and nonviolence of a step with the
persistence (resp. nonviolence) of its constituent transitions in safe nets. We first
consider ga-persistent and ga-nonviolent steps, but as we already know, from
Corollary 1, the results would also hold for gb-persistent (resp. gb-nonviolent)
steps.
Theorem 2. Let α be an active step in a safe pt-net N . If all the transitions in
α are globally persistent (or globally nonviolent), then α is ga-persistent (resp.
ga-nonviolent).
Proof. Let M be a reachable marking and β 6= α be a step in N such that M [α〉
and M [β〉.
We first assume that all the transitions in α are globally persistent. We need
to show that M [β(α \ β)〉.
Let α∩β = {t1, . . . , tm}, α\β = {w1, . . . , wn} and β \α = {u1, . . . , uk}. Note
that all the transitions in these three sets are different. From M [β〉 and Fact 2,
we have M [t1 . . . tmu1 . . . uk〉. Now, since each wi is persistent and enabled at
M , we have that M [t1 . . . tmu1 . . . ukw1 . . . wn〉. Since α and β are steps in a safe
net N enabled at some marking (M), we have, from Fact 3, that transitions in
α and β have disjoint pre-sets and post-sets. Hence we have M [β(α \ β)〉.
Assume now that all the transitions in α are globally nonviolent. Note that,
by Fact 3, β is disconnected. We need to show that M [α(β \ α)〉.
Let α = {t1, . . . , tm} and β \ α = {u1, . . . , uk}. From M [α〉 and Fact 2, we
have M [t1 . . . tm〉M ′. Now, for each transition ui, since M [ui〉 and every ti is
globally nonviolent, we have that M ′[ui〉. Thus, by Fact 3, M ′[β \ α〉, and so
M [α(β \ α)〉. ⊓⊔
We now consider gc-persistent steps. In this case the antecedent in the im-
plication is stronger.
Theorem 3. Let α be an active step in a safe pt-net N . If all the transitions
in α are globally persistent and lying on self-loops, then α is gc-persistent.
Proof. Let M be a reachable marking and β 6= α be a step such that M [α〉 and
M [β〉. We need to show that M [βα〉.
Let α ∩ β = {t1, . . . , tm}, α \ β = {w1, . . . , wn} and β \ α = {u1, . . . , uk}.
Proceeding similarly as in the previous proof we can show that
M [t1 . . . tmu1 . . . ukw1 . . . wn〉 .
Since all transitions in α are lying on self-loops and are globally persistent, we
further obtain
M [t1 . . . tmu1 . . . ukt1 . . . tmw1 . . . wn〉 .
Hence, from M [α〉, M [β〉 and Fact 3, we have M [βα〉. ⊓⊔
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In Theorems 2 and 3, the reverse implications do not hold. A counterex-
ample is provided in Figure 9, where a persistent step α = {t, t} contains a
non-globally persistent transition t. Indeed, α = {t, t} is both ga-persistent and
gc-persistent, but t ∈ α is not persistent at M0 = {p1, p2}, because there exists
t′ 6= t such that M0[t〉 and M0[t′〉, but M0[t′t〉 does not hold. A counterexample
for ‘non-reversibility’ of Theorem 2 in the case of ga-nonviolence can be found
in Figure 7, where a ga-nonviolent step {t, t′′} contains transition t that is not
globally nonviolent (because of M0).
(a)
p1 p2 p3
p4
t
′ t t
t˜
(b)
M0
M1
M2
{t ′}
{˜t}
{t}
{t}
{t}
{t, t}
Fig. 9. A safe pt-net N (a); and its concurrent reachability graph CRG(N ) (b).
The situation is slightly different in the case of gc-nonviolence.
Theorem 4. Let α be an active step of a safe pt-net N . If all the transitions
in α are lying on self-loops, then it is gc-nonviolent.
Proof. Since all the transitions in α are lying on self-loops, for every markingM
such that M [α〉, we have M [α〉M . Hence α is gc-nonviolent in N . ⊓⊔
Corollary 3. Let α be a non-singleton active step of a safe pt-net N . Then α
is gc-nonviolent if and only if α is lying on self-loops.
Proof. Follows from Theorems 4 and 1. ⊓⊔
5 Pruning reachability graphs
In this section, we turn from general considerations relating to the nonviolence
and persistence of active steps to more application oriented discussion, restricting
ourselves to the case of global persistence.
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The original motivation for studying persistent steps in this paper was to
discover which sets of transitions — called later bundles — can be executed
synchronously and therefore be treated as some kind of ‘atomic actions’, giving
rise to new ‘bigger’ transitions, which would execute in a ‘hazard-free’ way. In the
application area of asynchronous circuits, bundling actions would reduce signal
management by merging concurrent signals into one event. This merging must
be done in a consistent fashion. The best candidates for bundles are persistent
steps, but if we want to form ‘bigger’ transitions from them, we must make sure
that one enabled persistent step does not include another enabled persistent
step. All the transitions in a bundle must always appear together, in the same
configurations. In the ideal situation (we say ideal, because it might be difficult
to achieve), we do not want to allow, for example, three persistent steps {a, b},
{a} and {b} to be enabled in a given transition system. We need to choose: either
to opt for {a, b} and delete {a} and {b}, or the other way round. Therefore, we
need to develop an algorithm which, for a given net N , would allow us to prune
its reachability graph CRG(N ) in such a way that all persistent steps would
satisfy an additional ‘non-inclusion’ condition. The ‘pruned’ transition system
would represent the desired behaviour, which then we would like to implement
in a form of a Petri net in a process of synthesis. We start by defining sub-st-
systems which will be obtained by pruning concurrent reachability graphs.
Definition 10 (sub-ST-system). An st-system S = (Q,A, q0) is a sub-st-
system of an st-system S ′ = (Q′, A′, q0) if Q ⊆ Q′, A ⊆ A′ and, for every
q ∈ Q, readyS(q) = readyS′(q). We denote this by S 4 S
′. 
In the above definition, EnS of a ‘properly pruned’ reachability graph S ′ will
be a set of bundles . What we mean by ‘properly pruned’ will be described by
conditions stated in Problem 1.
We now re-define for st-systems the three notions concerned with global
persistence introduced for pt-nets. The reason is that once we start pruning an
st-system, we need to check whether the remaining steps that were previously
persistent remain persistent. Such checks will be carried out for st-systems that
might not be concurrent reachability graphs of any pt-nets.
Definition 11 (persistent step in an ST-system). A step α ∈ EnS is
ga/gb/gc-persistent in an st-system S = (Q,A, q0) if, for all states q ∈ Q
and steps β such that α, β ∈ EnS(q) we respectively have:
(ga) β 6= α =⇒ q
β(α\β)
−−−−→
(gb) β ∩ α = ∅ =⇒ q
βα
−−→
(gc) β 6= α =⇒ q
βα
−−→ .

Proposition 6. A step α is ga/gb/gc-persistent in a pt-net iff α is respec-
tively ga/gb/gc-persistent in its concurrent reachability graph.
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Proof. Follows directly from the definitions. ⊓⊔
We have the following relationships between just introduced notions of step
persistence.
Proposition 7. Let S = (Q,A, q0) be an st-system.
1. If α ∈ EnS is ga-persistent, then it is also gb-persistent.
2. If α ∈ EnS is gc-persistent, then it is also gb-persistent.
Proof. (1) Let q ∈ Q and q
α
−→ and q
β
−→ be such that β ∩α = ∅. Since α ∈ EnS
is ga-persistent, we have q
β(α\β)
−−−−→. Hence q
βα
−−→ which means that α ∈ EnS is
gb-persistent.
(2) Follows directly from Definition 11. ⊓⊔
Unlike for pt-nets, in the case of st-systems, gb-persistence does not imply
ga-persistence of steps. Indeed, let α ∈ EnS be gb-persistent step in S, and
β 6= α and q ∈ Q be such that q
α
−→ and q
β
−→. We know that β ∩ (α \ β) = ∅.
However, with such assumptions, we cannot in general guarantee that q
α\β
−−→.
Though the latter is true for the concurrent reachability graphs of pt-nets, we
must also consider st-systems resulting from their pruning (see the st-system
depicted on Figure 11(c), where the step {a, d} is gb-persistent, but not ga-
persistent).
We now can formulate a problem which is our main concern in this section.
Problem 1 Let N be a pt-net and CRG(N ) be its concurrent reachability
graph. Construct an st-system S such that S 4 CRG(N ) and all steps in EnS
are gb-persistent in S5, and additionally satisfying (gni) or ( lni), where the
latter conditions are defined as follows:
(gni) α 6⊂ β, for all nonempty steps α, β ∈ EnS
( lni) α 6⊂ β, for all states q and all nonempty steps α, β ∈ EnS(q) .
We denote this respectively by
S 4globalpers CRG(N ) and S 4
local
pers CRG(N ) .
We also refer to (gni) as global non-inclusion, and to ( lni) as local non-
inclusion. 
The difference between 4globalpers and 4
local
pers is that the latter only requires
non-inclusion of bundles locally for each state, whereas the former insists that
non-inclusion holds globally.
Proposition 8. S 4globalpers CRG(N ) implies S 4
local
pers CRG(N ).
5 Alternatively, we could require ga-persistence or gc-persistence. We opted here for
gb-persistence, because it is the weakest of the three notions.
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Proof. Follows directly from the definition. ⊓⊔
In our first attempt to solve Problem 1, we will concentrate on pt-nets that
are persistent according to Definition 6. We then have the following result.
Theorem 5. Let N be a pt-net which is persistent according to Definition 6.
Then there is an st-system S satisfying S 4globalpers CRG(N ).
Proof. It suffices to take CRG(N ) and delete all non-singleton and nonempty
steps. ⊓⊔
As the above proof produces completely sequential solution, we call such
prunings to be trivial. We will now search for nontrivial, hence more concurrent
ones. We will also require that the original pt-net is not only persistent, but also
safe.
Proposition 9. Let N be a safe pt-net which is persistent according to Defi-
nition 6. Then all active steps in N are gb-persistent in CRG(N ).
Proof. Let α ∈ EnCRG(N ). As N is persistent according to Definition 6, all
transitions in α are globally persistent according to Definition 7. Hence, from
Theorem 2 and the fact that N is safe, we have that α is ga-persistent in N , and
also gb-persistent in N (see Corollary 1). Following Proposition 6, we conclude
that α is gb-persistent in CRG(N ). ⊓⊔
The last result guarantees the gb-persistence of steps in the concurrent reach-
ability graph of a safe persistent pt-net N , but the non-inclusion conditions
((gni) and (lni)) are not, in general, satisfied in CRG(N ) due to Fact 2. To
satisfy the non-inclusion conditions, we need to prune CRG(N ), but in such a
way that gb-persistence of steps is maintained. We now explore what happens
if we choose to prune all but the maximal steps at every reachable marking.
In what follows, the st-system CRGmax (N ) is obtained from CRG(N ), the
concurrent reachability graph of a pt-net N , by deleting at every reachable
marking M , all the arcs labelled by non-maximal nonempty steps (we do not
delete the empty steps for technical reasons), and then removing those nodes
that became unreachable from the initial state by the removal of such steps.
Proposition 10. CRGmax (N ) 4 CRG(N ).
Proof. Follows directly from the definitions and the fact that, for each enabled
step, there is a maximal step enabled at the same marking. ⊓⊔
Proposition 11. CRGmax (N ) satisfies ( lni) in Problem 1.
Proof. Follows from the fact that maximal nonempty steps are incomparable.
⊓⊔
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Fig. 10. Three safe persistent pt-nets N (a, d, g); their concurrent reachability graphs
CRG(N ) (b, e, h); and the corresponding CRGmax (N ) 4localpers CRG(N ) obtained in the
pruning procedure (c, f, i).
Figures 10 and 11 show examples of persistent and safe pt-nets for which
the described pruning procedure works as their CRGmax (N ) graphs contain only
gb-persistent steps. In all these examples the pruned reachability graph satisfies
CRGmax (N ) 4localpers CRG(N ), and in case of the example in Figure 10(a), we
even have CRGmax (N ) 4globalpers CRG(N ). So, the proposed pruning procedure
helped to achieve local non-inclusion without jeopardising gb-persistence of the
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remaining steps. However, in Figures 10(f) and 11(c), the persistence in initial
markings is achieved only because the steps enabled there are not disjoint, and
so type-b persistence holds trivially.
(a)
da b
c
(c)
M0
{c}
{b, c}
{b, d}{a, d}
{a}
(b)
M0
{c}
{c}
{d} {c, d}
{b}
{b, c}
{b, d}
{b, c, d}
{c}
{c}
{b} {b, c}
{d} {c, d}
{d}
{b}
{b, d}
{b}
{d}
{a}
{a, d}
{a}
{d}
{b} {a}
{d}
{b}
{a}
{a, d}
{b, d}
Fig. 11. A safe persistent pt-net N (a); its concurrent reachability graph CRG(N )
(b); and CRGmax (N ) 4localpers CRG(N ) obtained in the pruning procedure (c).
In general, pruning non-maximal steps may make some of the remaining
steps non-gb-persistent. Figure 12(c) shows that the initially enabled step {b}
is not gb-persistent after the pruning procedure, as after executing {a} it is not
longer enabled. Instead step {b, c} is enabled, because it was the maximal step in
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the marking M . We therefore propose a weaker version of condition (gb) which
holds for safe and persistent pt-nets.
(a)
a b
c (b)
M0
M
{c}
{b} {c}
{b, c}
{b}{a}
{a}{b}
(c)
M0
M
{c}
{b, c}
{b}{a}
{a}
(d)
p
a b
c (e)
M0
M
{c}
{b} {c}
{b}{a}
{a}{b}
Fig. 12. A safe persistent pt-net N (a); its concurrent reachability graph CRG(N )
(b); CRGmax (N ) obtained in the pruning procedure which does not satisfy
CRG
max (N ) 4localpers CRG(N ) (c); a persistent and safe pt-net N
′ = Nb↔c (d); and
its concurrent reachability graph CRG(N ′) = CRGmax (N ′) which trivially satisfies
CRG
max (N ′) 4localpers CRG(N
′) (and also CRGmax (N ′) 4globalpers CRG(N
′)) (e).
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Proposition 12. Let N be a safe pt-net which is persistent according to Defi-
nition 6. Then, for every marking M in CRGmax (N ), M
α
−→ and M
β
−→ implies:
(gb′) β ∩ α = ∅ =⇒ ∃γ : α ⊆ γ ∧M
βγ
−−→ .
Proof. From Proposition 9 we know that M
βα
−−→ in CRG(N ). Moreover, there is
a maximal step γ available (as it is not removed by the pruning) after executing
β from M such that α ⊆ γ. Hence M
βγ
−−→ in CRGmax (N ). ⊓⊔
Hence, pruning non-maximal steps may result in the loss of persistence when
α ⊂ γ in (gb′). In such a case we may, however, ‘repair’ N by disabling γ. The
mechanism for achieving this is simple, namely we select one transition from α,
one transition from γ \ α, and make sure that they cannot be executed in the
same step.
Let N be a pt-net and t 6= u be two transitions. Then Nt↔u is obtained from
N by adding a new place p marked with one token, and such that W (p, t) =
W (t, p) = W (p, u) = W (u, p) = 1. This construction is illustrated in Fig-
ure 12(d, e), where we try to fix the problem of the net N in Figure 12(a).
We added a new place p and chose b and c to play the roles of t and u (the only
choice in this example) creating N ′ = Nb↔c. The new place disables the con-
current step {b, c} at M , leaving enabled only the singleton steps {b} and {c}.
They are now maximal steps at M . In fact, in this simple example, we have only
singleton steps in the concurrent reachability graph of N ′, and so the pruning
is trivial.
In the following propositions we show that after the proposed modification
the pt-net generates a concurrent reachability graph which is the sub-st-system
of the reachability graph of the initial net. Also, the modified net is still safe and
persistent according to Definition 6.
The two following facts result directly from definitions:
Fact 4 Let N be a safe pt-net which is persistent according to Definition 6.
Then we have CRG(Nt↔u) 4 CRG(N ). Moreover, the reachable markings of
CRG(Nt↔u) and CRG(N ) are the same, if we identify each reachable marking
M of N with the marking M ∪ {p} of Nt↔u. 
Fact 5 Let N be a safe pt-net which is persistent according to Definition 6.
Then CRG(Nt↔u) is also persistent (according to Definition 6) and safe. 
We can now propose a dynamic way of pruning embodied by the following
algorithm:
while ¬(CRGmax (N ) 4localpers CRG(N )) do
choose M,α, β, γ in CRGmax (N ) satisfying (gb′) with α ⊂ γ
choose t ∈ α, u ∈ γ \ α
N := Nt↔u
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It follows from what we already demonstrated that the above algorithm al-
ways terminates and for the final pt-net N ′ we have:
CRGmax (N ′) 4localpers CRG(N
′) 4 CRG(N )
and therefore CRGmax (N ′) 4localpers CRG(N ) .
Since the algorithm is non-deterministic, we may try various strategies for choos-
ing t and u. Figure 13 shows that different strategies may lead to different solu-
tions.
6 Conclusions
In GALS, bundling is envisaged to reduce signal management, and could re-
duce the cost of scheduling and control, and improve system performance. The
ideal way to model mixed synchronous-asynchronous systems is to start with a
concurrent model that is persistent and fully asynchronous in behaviour. Then
run several iterations that derive a combination of bundles that represents the
temporal nature the designer requires. Careful selection of bundles is essential
so that the pruned behaviour of the fully asynchronous model still exhibits some
characteristics of its parent and is persistent. Step persistence is hence an im-
portant characteristic that will guarantee true persistent behaviour for mixed
synchronous-asynchronous models.
In this paper we developed a pruning procedure for reachability graphs of
persistent and safe nets. This procedure constructs a step transition system
that contains only bundles. The bundles in our algorithm represent maximally
concurrent steps of the initial system.
We hope that the reader have found the theory presented in this paper as a
necessary first step in paving the way towards automating the design of GALS
systems. Right now, we are not trying to answer how this theory can be applied
in the scenarios of verification and synthesis mentioned in the introduction. This
will be done in our subsequent papers, which will have to answer many new
questions arising on the way, including, for example, what a rigorous metric for
the complexity of bundle control is, how the notions of maximal steps (global and
local) affect such a complexity, or what the different forms of step persistence
(A, B and C) imply in terms of hazard-avoidance in the system.
A move into the realm of step based execution semantics creates a wealth of
new fundamental problems and intriguing questions, some of which have been
addressed in [10, 14]. In particular, there are different ways in which the standard
notion of persistence could be lifted from the level of sequential semantics to the
level of step semantics. For example, if part of an enabled step has been executed
by another step, should we insist on the whole delayed step to be still enabled, or
just its remaining part? Moreover, one may consider steps which are persistent
and cannot be disabled by other steps, as well as steps which are nonviolent [1,
2, 14] and cannot disable other steps.
In future we intend to investigate other possible pruning algorithms, weak-
ening our constraints and allowing the initial system’s behaviour to be given by
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(a)
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{b, d}{a}
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(d)
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{d} {c}
{b, d}{a}
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{a}{b, d}
(g)
a b
c
d
(h)
M0
{c}
{b, d} {c}
{b, d}{a}
{a}{b, d}
Fig. 13. A safe persistent pt-net N (a); CRGmax (N ) not satisfying CRGmax (N ) 4localpers
CRG(N ) (b); N ′ = Nd↔c (c); CRG
max (N ′) (d); N ′′ = Nb↔c (e); and CRG
max (N ′′)
(f). Both N ′ and N ′′ have been obtained as by-products of the successful runs of the
pruning and modification algorithm. However, it is not possible to obtain in this way
N ′′′ in (g) even though CRGmax (N ′′′) 4globalpers CRG(N ) (h).
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a net that is not necessarily persistent. Furthermore, we plan to allow in the
algorithms the choice of non-maximal bundles in certain cases. For example, in-
put signals are usually behaving in fully asynchronous way and should not be
bundled.
This is the place, where nonviolence should start to play a foreground role.
Note that persistence and nonviolence bring distinct advantages to the design
process. In particular, one may start from a persistent skeleton and then perform
a series of nonviolent additions. Alternatively, and as we do it in this paper, one
may perform a series of persistent deletions from a persistent skeleton. In a way,
persistence is analytical as persistent deletions require careful considerations of
already existing steps, whereas nonviolent additions trigger a constructive pro-
cess. Another potential advantage of nonviolence is that under realistic progress
conditions, one might first execute nonviolent transitions (phantom transitions)
without disabling any other transitions.
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